## Notice of References Cited Application/Control No. 10/621,067 Examiner KENNETH TANG Applicant(s)/Patent Under Reexamination FARKAS ET AL. Page 1 of 1

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,006,248	12-1999	Nagae, Toshihide	718/105
	В	US-			
	U	US-			
	ם	US-			
	ш	US-			
	F	US-			
	O	US-			
	Ι	US-			
	_	US-			
	٦	US-			
	K	US-			
	┙	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

## **NON-PATENT DOCUMENTS**

	NON I MENT BOOMENTO						
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	Kumar et al. "Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures", IEEE Computer Architecture Letters, Vol. 2, April 2003, pages 1-4					
	V	Kumar et al. "Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures", IEEE Computer Architecture Letters, Volume 1, Issue 1, January 2002, Abstract.					
	w						
	х						

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.